

PRODUCT SPECIFICATION

5.0”TFT LCD MODULE  
MODEL: YDP LCD TN 6 500 MI



- < ◇ > Preliminary Specification
- < ◆ > Finally Specification

CUSTOMER’S APPROVAL	
CUSTOMER :	
SIGNATURE:	DATE:

APPROVED BY	PM REVIEWED	PD REVIEWED	PREPARED BY
TFT 夏彬 20230314	_____	_____	TFT 周福云 20230314



---

---

## Revision History

Revision	Date	Originator	Detail	Remarks
1.0	2023.03.14	ZFY	Initial Release	

---

---

## Table of Contents

No.	Item	Page
1.	General Description.....	4
2.	Module Parameter.....	4
3.	Absolute Maximum Ratings.....	4
4.	DC Characteristics .....	5
5.	Backlight Characteristic.....	5
5.1.	Backlight Characteristic.....	5
5.2.	Backlighting circuit.....	5
6.	Optical Characteristics .....	6
6.1.	Optical Characteristics .....	6
6.2.	Definition of Response Time .....	6
6.3.	Definition of Contrast Ratio .....	7
6.4.	Definition of Viewing Angles .....	7
6.5.	Definition of Color Appearance.....	8
6.6.	Definition of Surface Luminance, Uniformity and Transmittance .....	8
7.	Block Diagram and Power Supply.....	9
8.	Interface Pins Definition .....	10
9.	AC Characteristics.....	11
9.1.	Reset input timings .....	11
9.2.	MIPI electronic characteristics.....	12
10.	Quality Assurance .....	14
10.1.	Purpose .....	14
10.2.	Standard for Quality Test .....	14
10.3.	Nonconforming Analysis & Disposition.....	14
10.4.	Agreement Items .....	14
10.5.	Standard of the Product Visual Inspection .....	14
10.6.	Inspection Specification.....	15
10.7.	Classification of Defects .....	19
10.8.	Identification/marketing criteria.....	19
10.9.	Packing.....	19
11.	Reliability Specification.....	20
12.	Precautions and Warranty.....	21
12.1.	Safety .....	21
12.2.	Handling .....	21
12.3.	Storage .....	21
12.4.	Metal Pin (Apply to Products with Metal Pins).....	21
12.5.	Operation.....	22
12.6.	Static Electricity .....	22
12.7.	Limited Warranty .....	22
13.	Packaging.....	23
14.	Outline Drawing.....	24

---

---

## 1. General Description

The specification is a transmissive type color active matrix liquid crystal display (LCD) which uses amorphous thin film transistor (TFT) as switching devices. This product is composed of a TFT-LCD panel, driver ICs and a backlight unit.

## 2. Module Parameter

Features	Details	Unit
Display Size(Diagonal)	5.0"	
LCD type	TN TFT	
Display Mode	Transmissive / Normal white	
Resolution	480 RGB x 854	Pixels
View Direction	6 O'clock	Best Image
Gray Scale Inversion Direction	12 O'clock	
Module Outline	66.1(H) x 120.4(V) x 2.24(T) (Note1 )	mm
Active Area	62.064(H) x 110.4222(V)	mm
Pixel Pitch	129.3(H) x 129.3(V)	um
Pixel Arrangement	RGB Vertical Stripe	
Polarizer Surface Treatment	Anti-Glare	
Display Colors	16.7M	
Interface	MIPI	
Driver IC	JD9161Z	-
With or Without Touch Panel	Without	
Operating Temperature	-20~60	°C
Storage Temperature	-30~80	°C
Weight	TBD	g

Note 1: Exclusive hooks, posts, FFC/FPC tail etc.

## 3. Absolute Maximum Ratings

$V_{SS}=0V$ ,  $T_a=25^{\circ}C$

Item	Symbol	Min.	Max.	Unit
Supply Voltage	IOVCC	-0.3	3.3	V
	VCI	-0.3	3.3	V
Storage temperature	T <sub>stg</sub>	-30	+80	°C
Operating temperature	T <sub>op</sub>	-20	+60	°C

**Note 1:** If  $T_a$  below  $50^{\circ}C$ , the maximal humidity is 90%RH, if  $T_a$  over  $50^{\circ}C$ , absolute humidity should be less than 60%RH.

**Note 2:** The response time will be extremely slow when the operating temperature is around  $-10^{\circ}C$ , and the back ground will become darker at high temperature operating.

## 4. DC Characteristics

Item		Symbol	Min.	Typ.	Max.	Unit
Supply Voltage		IOVCC	1.65	2.8	3.3	V
		VCI	2.5	2.8	3.3	V
Logic Low input voltage		V <sub>IL</sub>	0	-	0.3* IOVCC	V
Logic High input voltage		V <sub>IH</sub>	0.7* IOVCC	-	IOVCC	V
Logic Low output voltage		V <sub>OL</sub>	0	-	0.2* IOVCC	V
Logic High output voltage		V <sub>OH</sub>	0.8* IOVCC	-	IOVCC	V
Current Consumption All Black	Logic	I <sub>VCI</sub> + I <sub>IOVCC</sub>	-	TBD	-	mA
	Analog					

## 5. Backlight Characteristic


### 5.1. Backlight Characteristic

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Forward Voltage	V <sub>F</sub>	Ta=25 °C, I <sub>F</sub> =20mA/LED	16.8	<b>18</b>	19.8	V
Forward Current	I <sub>F</sub>	Ta=25 °C, V <sub>F</sub> =3.0V/LED	-	<b>40</b>	-	mA
Power dissipation	P <sub>D</sub>	-	-	<b>720</b>	-	mW
Uniformity	Avg	-	-	80	-	%
LED working life(25°C)	-	-	-	30,000	-	Hrs
Drive method	Constant current					
LED Configuration	12 White LEDs(6 LEDs in one string and 2 groups in parallel)					

Note1: LED life time defined as follows: The final brightness is at 50% of original brightness.

The environmental conducted under ambient air flow, at Ta=25±2 °C,60%RH±5%, I<sub>F</sub>=20mA/LED.

### 5.2. Backlighting circuit



## 6. Optical Characteristics


### 6.1. Optical Characteristics

Ta=25°C

Backlight On (Transmissive Mode)	Item		Symbol	Condition	Specification			Unit
					Min.	Typ.	Max.	
	Luminance on TFT( $I_f$ =20mA/LED)		Lv		360	450	-	cd/m <sup>2</sup>
	Contrast ratio(See 6.3)		CR		500	700	-	
	Response time (See 6.2)		T <sub>R</sub> +T <sub>F</sub>		-	25	30	ms
	Chromaticity Transmissive (See 6.5)	Red	X <sub>R</sub>	θ=0°		TBD		-
			Y <sub>R</sub>			TBD		-
		Green	X <sub>G</sub>			TBD		-
			Y <sub>G</sub>			TBD		-
		Blue	X <sub>B</sub>			TBD		-
			Y <sub>B</sub>			TBD		-
		White	X <sub>W</sub>			TBD		-
			Y <sub>W</sub>			TBD		-
	Viewing Angle (See 6.4)	Horizontal	θ <sub>X+</sub>	Center CR≥10	60	70	-	Deg.
			θ <sub>X-</sub>		60	70	-	
		Vertical	φ <sub>Y+</sub>		60	70	-	
			φ <sub>Y-</sub>		50	60	-	
NTSC Ratio(Gamut)				θ=0°	55	60	-	%

### 6.2. Definition of Response Time

#### 6.2.1. Normally Black Type (Negative)




Tr is the time it takes to change from non-selected stage with relative luminance 10% to selected state with relative luminance 90%;

Tf is the time it takes to change from selected state with relative luminance 90% to non-selected state with relative luminance 10%.

Note : Measuring machine: LCD-5100

### 6.2.2. Normally White Type (Positive)



Tr is the time it takes to change from non-selected state with relative luminance 90% to selected state with relative luminance 10%;

Tf is the time it takes to change from selected state with relative luminance 10% to non-selected state with relative luminance 90%;

Note : Measuring machine: LCD-5100 or EQUI

### 6.3. Definition of Contrast Ratio


Contrast is measured perpendicular to display surface in reflective and transmissive mode.

The measurement condition is:

Measuring Equipment	Eldim or Equivalent
Measuring Point Diameter	3mm//1mm
Measuring Point Location	Active Area centre point
Test pattern	A: All Pixels white
	B: All Pixel black
Contrast setting	Maximum

Definitions: CR (Contrast) = Luminance of White Pixel / Luminance of Black Pixel

### 6.4. Definition of Viewing Angles



Measuring machine: LCD-5100 or EQUI


---

## 6.5. Definition of Color Appearance

R,G,B and W are defined by (x, y) on the IE chromaticity diagram

NTSC=area of RGB triangle/area of NTSC triangleX100%

Measuring picture: Red, Green, Blue and White (Measuring machine: BM-7)



## 6.6. Definition of Surface Luminance, Uniformity and Transmittance


Using the transmissive mode measurement approach, measure the white screen luminance of the display panel and backlight.

6.6.1. Surface Luminance:  $L_v = \text{average } (L_{P1}:L_{P9})$

6.6.2. Uniformity = Minimal ( $L_{P1}:L_{P9}$ ) / Maximal ( $L_{P1}:L_{P9}$ ) \* 100%


6.6.3. Transmittance =  $L_v$  on LCD /  $L_v$  on Backlight \* 100%

Note : Measuring machine: BM-7





## 7. Block Diagram and Power Supply



---

## 8. Interface Pins Definition

No.	Symbol	Function	Remark
1	GND	Ground.	
2	D0N	MIPI-DSI Data differential signal input pins.	
3	D0P	MIPI-DSI Data differential signal input pins.	
4	GND	Ground.	
5	CLKN	MIPI-DSI CLOCK differential signal input pins.	
6	CLKP	MIPI-DSI CLOCK differential signal input pins.	
7	GND	Ground.	
8	D1N	MIPI-DSI Data differential signal input pins.	
9	D1P	MIPI-DSI Data differential signal input pins.	
10	GND	Ground.	
11	GND	Ground.	
12	RESX	Reset pin.	
13	TE	A test pin. Disconnect it.	
14	GND	Ground.	
15	VCI	A power supply for DC/DC circuit	
16	IOVCC	A power supply for the I/O circuit.	
17	GND	Ground.	
18	LEDK	LED Cathode.	
19	LEDA	LED Anode	
20	GND	Ground.	

## 9. AC Characteristics

### 9.1. Reset input timings




Figure 11.1: Reset input timings

Symbol	Parameter	Related pins	Min.	Max.	Unit
$t_{RW}$	Reset pulse width <sup>(2)</sup>	RESX	10	-	$\mu s$
$t_{RT}$	Reset complete time <sup>(3)</sup>	-	-	5 (Note 5)	ms
		-	-	120 (Note 6, 7, 8)	ms


**Note:** (1) The reset complete time also required time for loading ID bytes from OTP to registers. This loading is done every time when there is HW reset cancel time ( $t_{RT}$ ) within 5 ms after a rising edge of RESX.

(2) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 $\mu s$	Reset Rejected
Longer than 10 $\mu s$	Reset
Between 5 $\mu s$ and 10 $\mu s$	Reset Start

(3) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then returns to Default condition for H/W reset.

(4) Spike Rejection also applies during a valid reset pulse as shown below:



(5) When Reset is applied during Sleep In Mode.

(6) When Reset is applied during Sleep Out Mode.

(7) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

(8) It is need 120mS to read ID after Reset.

(9) After Sleep Out command, it is necessary to wait 120msec then send RESX.

## 9.2. MIPI electronic characteristics

### 1) High-Speed Receiver (RX)

The HS receiver is a differential line receiver. It contains a switch-able parallel input termination, Z<sub>ID</sub>, between the positive input pin Dp and the negative input pin Dn. Under Tables list DC and AC characteristic for HS-RX.

Parameter	Description	Min.	Typ.	Max.	Unit	Note
V <sub>CMRXDC</sub>	Common-mode voltage HS receive mode	70	-	330	mV	(1),(2)
V <sub>IDTH</sub>	Differential input high threshold	-	-	70	mV	-
V <sub>IDTL</sub>	Differential input low threshold	-70	-	-	mV	-
V <sub>IHS</sub>	Single-ended input high voltage	-	-	460	mV	(1)
V <sub>ILHS</sub>	Single-ended input low voltage	-40	-	-	mV	(1)
Z <sub>ID</sub>	Differential input impedance	80	100	125	Ω	-

**Note:** (1) Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.

(2) This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz

#### HS Receiver DC Specifications

Parameter	Description	Min.	Typ.	Max.	Unit	Note
ΔV <sub>CMRX(HF)</sub>	Common mode interference beyond 450 MHz	-	-	100	mV <sub>PP</sub>	(1)
C <sub>CM</sub>	Common mode termination	-	-	60	pF	(2)

**Note:** (1) ΔV<sub>CMRX(HF)</sub> is the peak amplitude of a sine wave superimposed on the receiver inputs.

(2) For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.


#### HS Receiver AC Specifications

### 2) High-Speed Data-Clock Timing

This section specifies the required timings on the high-speed signaling interface independent of the electrical characteristics of the signal. The PHY is a source synchronous interface in the Forward direction. In either the Forward or Reverse signaling modes there shall be only one clock source. In the Reverse direction, Clock is sent in the Forward direction and one of four possible edges is used to launch the data.

The Master side of the Link shall send a differential clock signal to the Slave side to be used for data sampling. This signal shall be a DDR (half-rate) clock and shall have one transition per data bit time. All timing relationships required for correct data sampling are defined relative to the clock transitions. Therefore, implementations may use frequency spreading modulation on the clock to reduce EMI.

The DDR clock signal shall maintain a quadrature phase relationship to the data signal. Data shall be sampled on both the rising and falling edges of the Clock signal. The term "rising edge" means "rising edge of the differential signal, i.e. CLKP – CLKN, and similarly for "falling edge". Therefore, the period of the Clock signal shall be the sum of two successive instantaneous data bit times. This relationship is shown in Figure 11.9.



The same clock source is used to generate the DDR Clock and launch the serial data. Since the Clock and Data signals propagate together over a channel of specified skew, the Clock may be used directly to sample the Data lines in the receiver. Such a system can accommodate large instantaneous variations in UI.

The allowed instantaneous UI variation can cause large, instantaneous data rate variations. Therefore, devices shall either accommodate these instantaneous variations with appropriate FIFO logic outside of the PHY or provide an accurate clock source to the Lane Module to eliminate these instantaneous variations.

### 3) Data-Clock Timing Specifications

The Data-Clock timing specifications are shown in Table 11.16. Implementers shall specify a value  $UI_{INST,MIN}$  that represents the minimum instantaneous UI possible within a High-Speed data transfer for a given implementation. Parameters in Table 11.12 are specified as a part of this value.. The setup and hold times,  $T_{SETUP[RX]}$  and  $T_{HOLD[RX]}$ , respectively, describe the timing relationships between the data and clock signals.  $T_{SETUP[RX]}$  is the minimum time that data shall be present before a rising or falling clock edge and  $T_{HOLD[RX]}$  is the minimum time that data shall remain in its current state after a rising or falling clock edge. The timing budget specifications for a receiver shall represent the minimum variations observable at the receiver for which the receiver will operate at the maximum specified acceptable bit error rate.

The intent in the timing budget is to leave  $0.4 \cdot UI_{INST}$ , i.e.  $\pm 0.2 \cdot UI_{INST}$  for degradation contributed by the interconnect.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Data to Clock Setup Time [RX]	$T_{SETUP[RX]}$	0.15	-	-	$UI_{INST}$	1
Clock to Data Hold Time [RX]	$T_{HOLD[RX]}$	0.15	-	-	$UI_{INST}$	1

**Note:** (1) Total setup and hold window for receiver of  $0.3 \cdot UI_{INST}$ .

#### Data to Clock Timing Specifications

---

## **10. Quality Assurance**

### **10.1.Purpose**

This standard for Quality Assurance assures the quality of LCD module products supplied to customer.

### **10.2.Standard for Quality Test**

- 10.2.1. Sampling Plan:  
GB2828.1-2012  
Single sampling, general inspection level II
- 10.2.2. Sampling Criteria:  
Visual inspection: AQL 1.5  
Electrical functional: AQL 0.65.
- 10.2.3. Reliability Test:  
Detailed requirement refer to Reliability Test Specification.

### **10.3.Nonconforming Analysis & Disposition**

- 10.3.1. Nonconforming analysis:
  - 10.3.1.1. Customer should provide overall information of non-conforming sample for their complaints.
  - 10.3.1.2. After receipt of detailed information from customer, the analysis of nonconforming parts usually should be finished in one week.
  - 10.3.1.3. If can not finish the analysis on time, customer will be notified with the progress status.
- 10.3.2. Disposition of nonconforming:
  - 10.3.2.1. Non-conforming product over PPM level will be replaced.
  - 10.3.2.2. The cause of non-conformance will be analyzed. Corrective action will be discussed and implemented.

### **10.4.Agreement Items**


Shall negotiate with customer if the following situation occurs:

- 10.4.1. There is any discrepancy in standard of quality assurance.
- 10.4.2. Additional requirement to be added in product specification.
- 10.4.3. Any other special problem.

### **10.5.Standard of the Product Visual Inspection**

- 10.5.1. Appearance inspection:
  - 10.5.1.1. The inspection must be under illumination about 1000 – 1500 lx, and the distance of view must be at 30cm ± 2cm.
  - 10.5.1.2. The viewing angle should be 45° from the vertical line without reflection light or follows customer's viewing angle specifications.

10.5.1.3. Definition of area: A Zone: Active Area, B Zone: Viewing Area,







10.5.2. Basic principle:

10.5.2.1. A set of sample to indicate the limit of acceptable quality level must be discussed by both us and customer when there is any dispute happened.





10.5.2.2. New item must be added on time when it is necessary.


10.6. Inspection Specification

No.	Item	Criteria (Unit: mm)																			
01	Black / White spot Foreign material (Round type) Pinholes Stain Particles inside cell. (Minor defect)	 $\varphi = (a + b) / 2$ Distance between 2 defects should more than 5mm apart.	<table><tr><th>Size \ Area</th><th colspan="2">Acc. Qty</th></tr><tr><td><math>\varphi \leq 0.20</math></td><td colspan="2">Ignore</td></tr><tr><td><math>0.20 &lt; \varphi \leq 0.50</math></td><td colspan="2"><math>N \leq 3</math></td></tr><tr><td><math>0.50 &lt; \varphi</math></td><td colspan="2">0</td></tr></table>			Size \ Area	Acc. Qty		$\varphi \leq 0.20$	Ignore		$0.20 < \varphi \leq 0.50$	$N \leq 3$		$0.50 < \varphi$	0					
			Size \ Area	Acc. Qty																	
$\varphi \leq 0.20$	Ignore																				
$0.20 < \varphi \leq 0.50$	$N \leq 3$																				
$0.50 < \varphi$	0																				
02	Electrical Defect (Minor defect)	<table><tr><td rowspan="2">Bright dot</td><td>Display Area</td><td>Total</td><td rowspan="3">Note1</td></tr><tr><td><math>N \leq 2</math></td><td><math>N \leq 2</math></td></tr><tr><td>Dark dot</td><td><math>N \leq 4</math></td><td><math>N \leq 4</math></td></tr><tr><td>Total dot</td><td><math>N \leq 4</math></td><td><math>N \leq 4</math></td></tr><tr><td>Mura</td><td colspan="2">Not visible through 5% ND filters.</td><td>Note 2</td></tr></table>				Bright dot	Display Area	Total	Note1	$N \leq 2$	$N \leq 2$	Dark dot	$N \leq 4$	$N \leq 4$	Total dot	$N \leq 4$	$N \leq 4$	Mura	Not visible through 5% ND filters.		Note 2
		Bright dot	Display Area	Total	Note1																
			$N \leq 2$	$N \leq 2$																	
		Dark dot	$N \leq 4$	$N \leq 4$																	
		Total dot	$N \leq 4$	$N \leq 4$																	
		Mura	Not visible through 5% ND filters.		Note 2																
Remark:																					
1. Bright dot caused by scratch and foreign object accords to item 1.																					

03	Black and White line Scratch Foreign material (Line type) (Minor defect)	<div></div> <table border="1" data-bbox="563 743 1190 1008"><thead><tr><th>Length</th><th>Width</th><th>Acc. Qty</th></tr></thead><tbody><tr><td>/</td><td><math>W \leq 0.1</math></td><td>Ignore</td></tr><tr><td><math>L \leq 2.5</math></td><td><math>0.1 &lt; W \leq 0.2</math></td><td>3</td></tr><tr><td><math>L &gt; 2.5</math></td><td><math>0.2 &lt; W</math></td><td>0</td></tr><tr><td colspan="2">Total</td><td>3</td></tr></tbody></table> <p>Distance between 2 defects should more than 3mm apart. Scratches not viewable through the back of the display are acceptable.</p>	Length	Width	Acc. Qty	/	$W \leq 0.1$	Ignore	$L \leq 2.5$	$0.1 < W \leq 0.2$	3	$L > 2.5$	$0.2 < W$	0	Total		3
Length	Width	Acc. Qty															
/	$W \leq 0.1$	Ignore															
$L \leq 2.5$	$0.1 < W \leq 0.2$	3															
$L > 2.5$	$0.2 < W$	0															
Total		3															
04	Glass Crack (Minor defect)	<div></div> <p>Crack is potential to enlarge, any type is not allowed.</p>															
05	Glass Chipping Pad Area: (Minor defect)	<div></div> <table border="1" data-bbox="866 1700 1337 1872"><thead><tr><th>Length and Width</th><th>Acc. Qty</th></tr></thead><tbody><tr><td><math>c &gt; 3.0, b &lt; 1.0</math></td><td>1</td></tr><tr><td><math>c &lt; 3.0, b &lt; 1.0</math></td><td>3</td></tr><tr><td colspan="2"><math>a &lt; \text{Glass Thickness}</math></td></tr></tbody></table>	Length and Width	Acc. Qty	$c > 3.0, b < 1.0$	1	$c < 3.0, b < 1.0$	3	$a < \text{Glass Thickness}$								
Length and Width	Acc. Qty																
$c > 3.0, b < 1.0$	1																
$c < 3.0, b < 1.0$	3																
$a < \text{Glass Thickness}$																	



06	<p>Glass Chipping Rear of Pad Area: (Minor defect)</p> 	<table><tr><th>Length and Width</th><th>Acc. Qty</th></tr><tr><td><math>c &gt; 3.0, b &lt; 1.0</math></td><td>1</td></tr><tr><td><math>c &lt; 3.0, b &lt; 1.0</math></td><td>2</td></tr><tr><td><math>c &lt; 3.0, b &lt; 0.5</math></td><td>4</td></tr><tr><td colspan="2"><math>a &lt; \text{Glass Thickness}</math></td></tr></table>	Length and Width	Acc. Qty	$c > 3.0, b < 1.0$	1	$c < 3.0, b < 1.0$	2	$c < 3.0, b < 0.5$	4	$a < \text{Glass Thickness}$	
Length and Width	Acc. Qty											
$c > 3.0, b < 1.0$	1											
$c < 3.0, b < 1.0$	2											
$c < 3.0, b < 0.5$	4											
$a < \text{Glass Thickness}$												
07	<p>Glass Chipping Except Pad Area: (Minor defect)</p> 	<table><tr><th>Length and Width</th><th>Acc. Qty</th></tr><tr><td><math>c &gt; 3.0, b &lt; 1.0</math></td><td>1</td></tr><tr><td><math>c &lt; 3.0, b &lt; 1.0</math></td><td>2</td></tr><tr><td><math>c &lt; 3.0, b &lt; 0.5</math></td><td>4</td></tr><tr><td colspan="2"><math>a &lt; \text{Glass Thickness}</math></td></tr></table>	Length and Width	Acc. Qty	$c > 3.0, b < 1.0$	1	$c < 3.0, b < 1.0$	2	$c < 3.0, b < 0.5$	4	$a < \text{Glass Thickness}$	
Length and Width	Acc. Qty											
$c > 3.0, b < 1.0$	1											
$c < 3.0, b < 1.0$	2											
$c < 3.0, b < 0.5$	4											
$a < \text{Glass Thickness}$												
08	<p>Glass Corner Chipping: (Minor defect)</p> 	<table><tr><th>Length and Width</th><th>Acc. Qty</th></tr><tr><td><math>c &lt; 3.0, b &lt; 3.0</math></td><td>Ignore</td></tr><tr><td colspan="2"><math>a &lt; \text{Glass Thickness}</math></td></tr></table>	Length and Width	Acc. Qty	$c < 3.0, b < 3.0$	Ignore	$a < \text{Glass Thickness}$					
Length and Width	Acc. Qty											
$c < 3.0, b < 3.0$	Ignore											
$a < \text{Glass Thickness}$												
09	<p>Glass Burr: (Minor defect)</p> 	<table><tr><th>Length</th><th>Acc. Qty</th></tr><tr><td><math>F &lt; 1.0</math></td><td>Ignore</td></tr></table> <p>Glass burr don't affect assemble and module dimension.</p>	Length	Acc. Qty	$F < 1.0$	Ignore						
Length	Acc. Qty											
$F < 1.0$	Ignore											

10	FPC Defect: (Minor defect) 	10.1 Dent, pinhole width $a < w/3$ . (w: circuitry width.) 10.2 Open circuit is unacceptable. 10.3 No oxidation, contamination and distortion.								
11	Bubble on Polarizer (Minor defect)	<table><tr><th>Diameter</th><th>Acc. Qty</th></tr><tr><td><math>\phi \leq 0.30</math></td><td>Ignore</td></tr><tr><td><math>0.30 &lt; \phi \leq 0.50</math></td><td><math>N \leq 2</math></td></tr><tr><td><math>0.50 &lt; \phi</math></td><td><math>N=0</math></td></tr></table>	Diameter	Acc. Qty	$\phi \leq 0.30$	Ignore	$0.30 < \phi \leq 0.50$	$N \leq 2$	$0.50 < \phi$	$N=0$
Diameter	Acc. Qty									
$\phi \leq 0.30$	Ignore									
$0.30 < \phi \leq 0.50$	$N \leq 2$									
$0.50 < \phi$	$N=0$									
12	Dent on Polarizer (Minor defect)	<table><tr><th>Diameter</th><th>Acc. Qty</th></tr><tr><td><math>\phi \leq 0.25</math></td><td>Ignore</td></tr><tr><td><math>0.25 &lt; \phi \leq 0.50</math></td><td><math>N \leq 4</math></td></tr><tr><td><math>0.50 &lt; \phi</math></td><td>None</td></tr></table>	Diameter	Acc. Qty	$\phi \leq 0.25$	Ignore	$0.25 < \phi \leq 0.50$	$N \leq 4$	$0.50 < \phi$	None
Diameter	Acc. Qty									
$\phi \leq 0.25$	Ignore									
$0.25 < \phi \leq 0.50$	$N \leq 4$									
$0.50 < \phi$	None									
13	Bezel	13.1 No rust, distortion on the Bezel. 13.2 No visible fingerprints, stains or other contamination.								
14	PCB	14.1 No distortion or contamination on PCB terminals. 14.2 All components on PCB must same as documented on the BOM/component layout. 14.3 Follow IPC-A-600F.								
15	Soldering	Follow IPC-A-610C standard								
16	Electrical Defect (Major defect)	The below defects must be rejected. 16.1 Missing vertical / horizontal segment, 16.2 Abnormal Display. 16.3 No function or no display. 16.4 Current exceeds product specifications. 16.5 LCD viewing angle defect. 16.6 No Backlight. 16.7 Dark Backlight. 16.8 Touch Panel no function.								

Remark: LCD Panel Broken shall be rejected. Defect out of LCD viewing area is acceptable.

---

## 10.7. Classification of Defects

10.7.1. Visual defects (Except no / wrong label) are treated as minor defect and electrical defect is major.

10.7.2. Two minor defects are equal to one major in lot sampling inspection.

## 10.8. Identification/marketing criteria

Any unit with illegible / wrong /double or no marking/ label shall be rejected.


## 10.9. Packing

10.9.1. There should be no damage of the outside carton box, each packaging box should have one identical label.

10.9.2. Modules inside package box should have compliant mark.

10.9.3. All direct package materials shall offer ESD protection.

**Note1:** Bright dot is defined as the defective area of the dot is larger than 50% of one sub-pixel area.



**Bright dot:** The bright dot size defect at black display pattern. It can be recognized by 2% transparency of filter when the distance between eyes and panel is  $350\text{mm} \pm 50\text{mm}$ .

**Dark dot:** Cyan, Magenta or Yellow dot size defect at white display pattern. It can be recognized by 5% transparency of filter when the distance between eyes and panel is  $350\text{mm} \pm 50\text{mm}$ .

**Note2:** Mura on display which appears darker / brighter against background brightness on parts of display area.

---

## 11. Reliability Specification

No	Item	Condition	Quantity	Criteria
1	High Temperature Operating	60℃, 96Hrs	2	GB/T2423.2-2008
2	Low Temperature Operating	-20℃, 96Hrs	2	GB/T2423.1-2008
3	High Humidity Storage	50℃, 90%RH, 96Hrs	2	GB/T2423.3-2016
4	High Temperature Storage	80℃, 96Hrs	2	GB/T2423.2-2008
5	Low Temperature Storage	-30℃, 96Hrs	2	GB/T2423.1-2008
6	Thermal Cycling Test Storage	-20℃, 60min~60℃, 60min, 20 cycles.	2	GB/T2423.22-2012
7	Packing vibration	Frequency range:10Hz~50Hz Acceleration of gravity:5G X, Y, Z 30 min for each direction.	-	GB/T5170.14-2009
8	Electrical Static Discharge	Air:±8KV 150pF/330Ω 5 times Contact:±4KV 150pF/330Ω 5 times	2	GB/T17626.2-2018
9	Drop Test (Packaged)	Height:80 cm,1 corner, 3 edges, 6 surfaces.	-	GB/T2423.8-1995

Note1. No defection cosmetic and operational function allowable.

Note2. Total current Consumption should be below double of initial value

---

## 12. Precautions and Warranty

### 12.1. Safety

- 12.1.1. The liquid crystal in the LCD is poisonous. Do not put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.
- 12.1.2. Since the liquid crystal cells are made of glass, do not apply strong impact on them. Handle with care.

### 12.2. Handling

- 12.2.1. Reverse and use within ratings in order to keep performance and prevent damage.
- 12.2.2. Do not wipe the polarizer with dry cloth, as it might cause scratch. If the surface of the LCD needs to be cleaned, wipe it swiftly with cotton or other soft cloth soaked with petroleum IPA, do not use other chemicals.

### 12.3. Storage

- 12.3.1. Do not store the LCD module beyond the specified temperature ranges.
- 12.3.2. Strong light exposure causes degradation of polarizer and color filter.

### 12.4. Metal Pin (Apply to Products with Metal Pins)

#### 12.4.1. Pins of LCD and Backlight

- 12.4.1.1. Solder tip can touch and press on the tip of Pin LEAD during the soldering

#### 12.4.1.2. Recommended Soldering Conditions

Solder Type: Sn96.3~94-Ag3.3~4.3-Cu0.4~1.1



Maximum Solder Temperature: 370℃

Maximum Solder Time: 3s at the maximum temperature

Recommended Soldering Temp: 350±20℃

Typical Soldering Time: ≤3s

#### 12.4.1.3. Solder Wetting



#### 12.4.2. Pins of EL

- 12.4.2.1. Solder tip can touch and press on the tip of EL leads during soldering.

- 12.4.2.2. No Solder Paste on the soldering pad on the motherboard is recommended.

#### 12.4.2.3. Recommended Soldering Conditions

Solder type: Nippon Alimit Leadfree SR-34, size 0.5mm

Recommended Solder Temperature: 270~290℃

Typical Soldering Time: ≤2s


Minimum solder distance from EL lamp (body): 2.0mm

- 12.4.2.4. No horizontal press on the EL leads during soldering.


- 12.4.2.5. 180° bend EL leads three times is not allowed.
-

---

#### 12.4.2.6. Solder Wetting




Recommended




Not Recommended

#### 12.4.2.7. The type of the solder iron:




Recommended



Not Recommended

#### 12.4.2.8. Solder Pad



### 12.5. Operation

- 12.5.1. Do not drive LCD with DC voltage
- 12.5.2. Response time will increase below lower temperature
- 12.5.3. Display may change color with different temperature
- 12.5.4. Mechanical disturbance during operation, such as pressing on the display area, may cause the segments to appear “fractured”.
- 12.5.5. Do not connect or disconnect the LCM to or from the system when power is on.
- 12.5.6. Never use the LCM under abnormal condition of high temperature and high humidity.
- 12.5.7. Module has high frequency circuits. Sufficient suppression to the electromagnetic interface shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- 12.5.8. Do not display the fixed pattern for long time (we suggest the time not longer than one hour) because it may develop image sticking due to the TFT structure.

### 12.6. Static Electricity

- 12.6.1. CMOS LSIs are equipped in this unit, so care must be taken to avoid the electro-static charge, by ground human body, etc.
- 12.6.2. The normal static prevention measures should be observed for work clothes and benches.
- 12.6.3. The module should be kept into anti-static bags or other containers resistant to static for storage.

### 12.7. Limited Warranty

- 12.7.1. Our warranty liability is limited to repair and/or replacement. We will not be responsible for any consequential loss.
- 12.7.2. If possible, we suggest customer to use up all modules in six months. If the module storage time over twelve months, we suggest that recheck it before the module be used
- 12.7.3. After the product shipped, any product quality issues must be feedback within three months, otherwise, we will not be responsible for the subsequent or consequential events.

---

### 13. Packaging

TBD

## 14. Outline Drawing

