PRODUCT SPECIFICATION

7.0” TFT LCD MODULE
MODEL: YDP LCD I 700 MI

ROHS

< ◇> Preliminary Specification

< ◆> Finally Specification

CUSTOMER’S APPROVAL	
CUSTOMER :	
SIGNATURE:	DATE:

APPROVED BY	PM REVIEWED	PD REVIEWED	PREPARED BY
	TFT S. G. H 20240722	TFT 周福云 20240722	TFT D. F. G 20240722

Revision History

Revision	Date	Originator	Detail	Remarks
1.0	2024.07.22	DFG	Initial Release	

Table of Contents

1. General Description

The specification is a transmissive type color active matrix liquid crystal display (LCD) which uses amorphous thin film transistor (TFT) as switching devices. This product is composed of a TFT-LCD panel, driver ICs and a backlight unit.

2. Module Parameter

Features	Details	Unit
Display Size(Diagonal)	7.0”	
LCD type	IPS TFT	
Display Mode	Transmissive/Normally Black	
Resolution	800 RGB x 1280	Pixels
View Direction	FULL VIEW	Best Image
Module Outline	104.32(H) x 161.67(V) x 2.36(T) (Note1)	mm
Active Area	94.2 (H) x 150.72(V)	mm
Pixel Pitch	117.75 (H) x 117.75(V)	um
Pixel Arrangement	RGB-Stripe	
Display Colors	16.7 M	
Polarizer Surface Treatment	Glare	
Interface	MIPI	
Driver IC	JD9365DA	-
With or Without Touch Panel	Without	
Operating Temperature	**-20～70**	ºC
Storage Temperature	**-30～80**	ºC
Weight	TBD	g

Note 1: Exclusive hooks, posts, FFC/FPC tail etc.

3. Absolute Maximum Ratings

V_{SS}=0V, Ta=25ºC

Item	Symbol	Min.	Max.	Unit
Supply Voltage	VCI	-0.3	6.6	V
	IOVCC	-0.3	3.6	V
	AVDD	-0.3	6..6	V
	AVEE	-6.6	0	V
Storage temperature	T_{STG}	**-30**	**+80**	ºC
Operating temperature	T_{OP}	**-20**	**+70**	ºC

Note 1: If Ta below 50ºC, the maximal humidity is 90%RH, if Ta over 50ºC, absolute humidity should be less than 60%RH.

Note 2: The response time will be extremely slow when the operating temperature is around -10℃, and the back ground will become darker at high temperature operating.

4. DC Characteristics

Item		Symbol	Min.	Typ.	Max.	Unit
Supply Voltage		VCI	2.5	3.0	6.0	V
		IOVCC	1.65	3.0	3.6	V
Logic High level input voltage		V_{IH}	0.7* IOVCC	-	IOVCC	V
Logic Low level input voltage		V_{IL}	0	-	0.3* IOVCC	V
Logic High level Output voltage		V_{OH}	0.8* IOVCC	-	IOVCC	V
Logic Low level Output voltage		V_{OL}	0	-	0.2* IOVCC	V
Current Consumption All White	Logic Analog	I_{CI+} I_{CC}	-	TBD	-	mA

5. Backlight Characteristic

5.1. Backlight Characteristic

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Forward Voltage	V_F	Ta=25 ºC, I_F=20mA/LED	7.8	**9.0**	10.2	V
Forward Current	I_F	Ta=25 ºC, V_F=3.0V/LED	-	**160**	-	mA
Power dissipation	P_D		-	**1440**	-	mW
Uniformity	Avg		-	80	-	%
LED working life(25℃)	-		-	30,000	-	Hrs
Drive method	**Constant current**					
LED Configuration	24 White LEDs (3 LEDs in string and 8 groups in parallel)					

Note1：LED life time defined as follows: The final brightness is at 50% of original brightness.
The environmental conducted under ambient air flow, at Ta=25±2 ºC,60%RH±5%, I_F=20mA/LED.

5.2. Backlighting circuit



6. Optical Characteristics

Ta=25ºC, VCI=3.0V

	Item		Symbol	Condition	Specification			Unit
					Min.	Typ.	Max.	
Backlight On (Transmissive Mode)	Luminance on TFT(I_f =20mA/LED)		Lv		**304**	**380**	-	cd/m²
	Contrast ratio(See 6.3)		CR		-	1000	-	
	Response time (See 6.2)		TR+TF		-	30	40	ms
	Chromaticity Transmissive (See 6.5)	Red	XR		-	**TBD**	-	
			YR		-	**TBD**	-	
		Green	XG		-	**TBD**	-	
			YG		-	**TBD**	-	
		Blue	XB		-	**TBD**	-	
			YB		-	**TBD**	-	
		White	XW		-	**TBD**	-	
			YW		-	**TBD**	-	
	Viewing Angle (See 6.4)	Horizontal	θX+	Center CR≥10	**80**	-	-	Deg.
			θX-		**80**	-	-	
		Vertical	φY+		**80**	-	-	
			φY-		**80**	-	-	
	NTSC Ratio(Gamut)				**64.6**	69.6	-	%

6.1. Definition of Response Time

6.1.1. Normally Black Type (Negative)



Tr is the time it takes to change form non-selected stage with relative luminance 10% to selected state with relative luminance 90%;

Tf is the time it takes to change from selected state with relative luminance 90% to non-selected state with relative luminance 10%.

Note: Measuring machine: LCD-5100

6.1.2. Normally White Type (Positive)



Tr is the time it takes to change form non-selected stage with relative luminance 90% to selected state with relative luminance 10%;

Tf is the time it takes to change from selected state with relative luminance 10% to non-selected state with relative luminance 90%;

Note: Measuring machine: LCD-5100 or EQUI

6.2. Definition of Contrast Ratio

Contrast is measured perpendicular to display surface in reflective and transmissive mode. The measurement condition is:

Measuring Equipment	Eldim or Equivalent
Measuring Point Diameter	3mm//1mm
Measuring Point Location	Active Area centre point
Test pattern	A: All Pixels white
	B: All Pixel black
Contrast setting	Maximum

Definitions: CR (Contrast) = Luminance of White Pixel / Luminance of Black Pixel

6.3. Definition of Viewing Angles



Measuring machine: LCD-5100 or EQUI

6.4. Definition of Color Appearance

R,G,B and W are defined by (x, y) on the IE chromaticity diagram

NTSC=area of RGB triangle/area of NTSC triangleX100%

Measuring picture: Red, Green, Blue and White (Measuring machine: BM-7)



6.5. Definition of Surface Luminance, Uniformity and Transmittance

Using the transmissive mode measurement approach, measure the white screen luminance of the display panel and backlight.

6.5.1. Surface Luminance: L_V = average (L_{P1}:L_{P9})

6.5.2. Uniformity = Minimal (L_{P1}:L_{P9}) / Maximal (L_{P1}:L_{P9}) * 100%

6.5.3. Transmittance = L_V on LCD / L_V on Backlight * 100%

Note: Measuring machine: BM-7



7. Block Diagram and Power Supply



8. Interface Pins Definition

No.	Symbol	Function	Remark
1	LED_K	LED Cathode	
2	LED_K	LED Cathode	
3	LED_A	LED Anode	
4	LED_A	LED Anode	
5	TE	No connection	
6	VPP	External high voltage pin used in OTP mode and operate at 7.5V. If not used, let it open.	
7	VCI	Power supply	
8	IOVCC	Power supply	
9	GND	Ground	
10	GND	Ground	
11	D0N	Data signal negative	
12	D0P	Data signal positive	
13	GND	Ground	
14	D1N	Data signal negative	
15	D1P	Data signal positive	
16	GND	Ground	
17	D2N	Data signal negative	
18	D2P	Data signal positive	
19	GND	Ground	
20	CKN	Clock signal negative	
21	CKP	Clock signal positive	
22	GND	Ground	
23	D3N	Data signal negative	
24	D3P	Data signal positive	
25	GND	Ground	
26	AVEE	Input voltage from set-up circuit. It is generated from AVEE. Place a schottky barrier diode between AVEE and VGL.	
27	AVDD	Input voltage from the set-up circuit. It is generated from VCIP	
28	RESET	Reset pin	
29	LEDPWM	Backlight on/off control pin	Output
30	GND	Ground	

9. AC Characteristics

9.1. High Speed Data Transmission

(1) Burst Mode Data Transmission



Parameter	Description	Min	Typ	Max	UNIT
T_{LPX}	Transmitted length of any Low-Power state period	50	-	-	ns
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40 + 4*UI	-	85 + 6*UI	ns
$T_{HS-PREPARE}$ + $T_{HS-ZERO}$	$T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145 + 10*UI	-	-	ns
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable the HS line termination.	-	-	35 + 4*UI	ns
$T_{HS-SETTLE}$	Time interval during which the HS receiver shall ignore any Data Lane HS transitions.	85 + 6*UI	-	145 + 10*UI	ns
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	max(n*8*UI, 60 + n*4*UI)	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns

（2）Switching the Clock Lane between Clock Transmission and Low-Power Mode



Parameter	Description	Min	Typ	Max	UNIT
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	60 + 52*UI	-	-	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8*UI	-	-	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38	-	95	ns
$T_{CLK-PREPARE}$ + $T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300	-	-	ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination.	-	-	38	ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns

9.2. Timings for DSI Video mode

Vertical Timings



Resolution=800x1280(T_A=25°C, IOVCC=1.8V, VCIP=2.8V, VCI=2.8V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Vertical low pulse width	VS	-	2	4	200 Note(1)	Line
Vertical front porch	VFP	-	4	20	200	Line
Vertical back porch	VBP	-	2	10	200 Note(1)	Line
Vertical blanking period	VBK	VS+VBP+VFP	8	34	250	Line
Vertical active area	-	VDISP	-	1280	-	Line
Vertical Refresh rate	VRR	-	-	60	-	Hz

Note: (1) The VS and VBP pulse width are related to GIP start pulse and GIP clock pulse timing. The GIP start pulse and GIP clock pulse must be set at corresponding position for LCD normal display.

Horizontal Timings



Resolution=800x1280 (T_A=25°C, IOVCC=1.8V, VCIP=VCI=VCCH=2.8V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
HS low pulse width	HS	-	6	18	-	DCK
Horizontal back porch	HBP	-	5	18	-	DCK
Horizontal front porch	HFP	-	5	18	-	DCK
Horizontal blanking period	HBLK	HS+HBP+HFP	16	54 (Note1)	-	DCK
Horizontal active area	HDISP	-	-	800	-	DCK
Pixel Clock	PCLK	-	63.06 (Note2)	67.33 (Note2)	-	MHz

Note 1: HS+HBP > 0.5us.
Note 2: Pixel Clock = (HBLK+HDISP) * (VBK+VDISP) * Frame rate, Frame rate=60Hz.

9.3. Reset Timing



Symbol	Parameter	Related pins	Min.	Max.	Unit
t_{RW}	Reset pulse width(2)	RESX	10	-	µs
t_{RT}	Reset complete time(3)	-	-	5 (Note 5)	ms
		-	-	120 (Note 6, 7)	ms

Note: (1) The reset complete time also required time for loading ID bytes from OTP to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
(2) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

(3) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then returns to Default condition for H/W reset.
(4) Spike Rejection also applies during a valid reset pulse as shown below:



(5) When Reset is applied during Sleep In Mode.
(6) When Reset is applied during Sleep Out Mode.
(7) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.
(8) After Sleep Out Command, it is necessary to wait 120msec then send RESX.

10. Quality Assurance

10.1. Purpose

This standard for Quality Assurance assures the quality of LCD module products supplied to customer.

10.2. Standard for Quality Test

10.2.1. Sampling Plan:

GB2828.1-2012

Single sampling, general inspection level II

10.2.2. Sampling Criteria:

Visual inspection: AQL 1.5

Electrical functional: AQL 0.65.

10.2.3. Reliability Test:

Detailed requirement refer to Reliability Test Specification.

10.3. Nonconforming Analysis & Disposition

10.3.1. Nonconforming analysis:

10.3.1.1. Customer should provide overall information of non-conforming sample for their complaints.

10.3.1.2. After receipt of detailed information from customer, the analysis of nonconforming parts usually should be finished in one week.

10.3.1.3. If cannot finish the analysis on time, customer will be notified with the progress status.

10.3.2. Disposition of nonconforming:

10.3.2.1. Non-conforming product over PPM level will be replaced.

10.3.2.2. The cause of non-conformance will be analyzed. Corrective action will be discussed and implemented.

10.4. Agreement Items

Shall negotiate with customer if the following situation occurs:

10.4.1. There is any discrepancy in standard of quality assurance.

10.4.2. Additional requirement to be added in product specification.

10.4.3. Any other special problem.

10.5. Standard of the Product Visual Inspection

10.5.1. Appearance inspection:

10.5.1.1. The inspection must be under illumination about 1000 – 1500 lx, and the distance of view must be at 30cm ± 2cm .

10.5.1.2. The viewing angle should be 45° from the vertical line without reflection light or follows customer's viewing angle specifications.

10.5.1.3. Definition of area: A Zone: Active Area, B Zone: Viewing Area,



10.5.2. Basic principle:

10.5.2.1. A set of sample to indicate the limit of acceptable quality level must be discussed by both us and customer when there is any dispute happened.

10.5.2.2. New item must be added on time when it is necessary.

10.6.Inspection Specification for the TFT module

<table>
<tr><th>No.</th><th>Item</th><th>Criteria (Unit: mm)</th></tr>
<tr><td>01</td><td>Black / White spot
Foreign material
(Round type)
Pinholes
Stain
Particles inside cell. (Minor defect)</td><td>


<table>
<tr><th>Area / Size</th><th>Acc. Qty</th></tr>
<tr><td>φ≤0.20</td><td>Ignore</td></tr>
<tr><td>0.20<φ≤0.50</td><td>N≤3</td></tr>
<tr><td>0.50<φ</td><td>0</td></tr>
</table>
φ= (a + b) /2
Distance between 2 defects should more than 5mm apart.
</td></tr>
<tr><td>02</td><td>Electrical Defect
(Minor defect)</td><td>
<table>
<tr><td rowspan="2">Bright dot</td><td>Display Area</td><td>Total</td><td rowspan="3">Note1</td></tr>
<tr><td>N⩽2</td><td>N⩽2</td></tr>
<tr><td>Dark dot</td><td>N⩽4</td><td>N⩽4</td></tr>
<tr><td>Total dot</td><td>N⩽4</td><td>N⩽4</td></tr>
<tr><td>Mura</td><td colspan="2">Not visible through 5% ND filters.</td><td>Note 2</td></tr>
</table>
Remark:
1. Bright dot caused by scratch and foreign object accords to item 1.
</td></tr>
</table>

03	Black and White line Scratch Foreign material (Line type) (Minor defect)	 Length / Width / Acc. Qty / / W ≦ 0.1 / Ignore L ≦ 2.5 / 0.1 ＜ W ≦ 0.2 / 3 L＞2.5 / 0.2 ＜ W / 0 Total / 3 Distance between 2 defects should more than 3mm apart. Scratches not viewable through the back of the display are acceptable.
04	Glass Crack (Minor defect)	 Crack is potential to enlarge, any type is not allowed.

05	Glass Chipping Pad Area: (Minor defect) 	Length and Width / Acc. Qty c > 3.0, b< 1.0 / 1 c< 3.0, b< 1.0 / 3 a<Glass Thickness

<table>
<tr>
<td>06</td>
<td>Glass Chipping Rear of Pad Area:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length and Width</th><th>Acc. Qty</th></tr>
<tr><td>c > 3.0, b< 1.0</td><td>1</td></tr>
<tr><td>c< 3.0, b< 1.0</td><td>2</td></tr>
<tr><td>c< 3.0, b< 0.5</td><td>4</td></tr>
<tr><td colspan="2">a<Glass Thickness</td></tr>
</table></td>
</tr>
<tr>
<td>07</td>
<td>Glass Chipping Except Pad Area:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length and Width</th><th>Acc. Qty</th></tr>
<tr><td>c > 3.0, b< 1.0</td><td>1</td></tr>
<tr><td>c< 3.0, b< 1.0</td><td>2</td></tr>
<tr><td>c< 3.0, b< 0.5</td><td>4</td></tr>
<tr><td colspan="2">a<Glass Thickness</td></tr>
</table></td>
</tr>
<tr>
<td>08</td>
<td>Glass Corner Chipping:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length and Width</th><th>Acc. Qty</th></tr>
<tr><td>c < 3.0, b< 3.0</td><td>Ignore</td></tr>
<tr><td colspan="2">a<Glass Thickness</td></tr>
</table></td>
</tr>
<tr>
<td>09</td>
<td>Glass Burr:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length</th><th>Acc. Qty</th></tr>
<tr><td>F < 1.0</td><td>Ignore</td></tr>
</table>
Glass burr don’t affect assemble and module dimension.</td>
</tr>
</table>

<table>
<tr><td>10</td><td>FPC Defect:
(Minor defect)
  </td><td>10.1 Dent, pinhole width a<w/3.
(w: circuitry width.)
10.2 Open circuit is unacceptable.
10.3 No oxidation, contamination and distortion.</td></tr>
<tr><td>11</td><td>Bubble on Polarizer
(Minor defect)</td><td><table><tr><td>Diameter</td><td>Acc. Qty</td></tr><tr><td>φ≤0.30</td><td>Ignore</td></tr><tr><td>0.30 <φ≤0.50</td><td>N≤2</td></tr><tr><td>0.50 < φ</td><td>N=0</td></tr></table></td></tr>
<tr><td>12</td><td>Dent on Polarizer
(Minor defect)</td><td><table><tr><td>Diameter</td><td>Acc. Qty</td></tr><tr><td>φ≤0.25</td><td>Ignore</td></tr><tr><td>0.25 <φ≤0.50</td><td>N≤4</td></tr><tr><td>0.50 < φ</td><td>None</td></tr></table></td></tr>
<tr><td>13</td><td>Bezel</td><td>13.1 No rust, distortion on the Bezel.
13.2 No visible fingerprints, stains or other contamination.</td></tr>
<tr><td>14</td><td>PCB</td><td>14.1 No distortion or contamination on PCB terminals.
14.2 All components on PCB must same as documented on the BOM/component layout.
14.3 Follow IPC-A-600F.</td></tr>
<tr><td>15</td><td>Soldering</td><td>Follow IPC-A-610C standard</td></tr>
<tr><td>16</td><td>Electrical Defect
(Major defect)</td><td>The below defects must be rejected.
16.1 Missing vertical / horizontal segment,
16.2 Abnormal Display.
16.3 No function or no display.
16.4 Current exceeds product specifications.
16.5 LCD viewing angle defect.
16.6 No Backlight.
16.7 Dark Backlight.
16.8 Touch Panel no function.</td></tr>
</table>

Remark: LCD Panel Broken shall be rejected. Defect out of LCD viewing area is acceptable.

10.7. Classification of Defects

10.7.1. Visual defects (Except no / wrong label) are treated as minor defect and electrical defect is major.

10.7.2. Two minor defects are equal to one major in lot sampling inspection.

10.8. Identification/marking criteria

Any unit with illegible / wrong /double or no marking/ label shall be rejected.

10.9. Packing

10.9.1. There should be no damage of the outside carton box, each packaging box should have one identical label.

10.9.2. Modules inside package box should have compliant mark.

10.9.3. All direct package materials shall offer ESD protection.

Note1: Bright dot is defined as the defective area of the dot is larger than 50% of one sub-pixel area.





Bright dot: The bright dot size defect at black display pattern. It can be recognized by 2% transparency of filter when the distance between eyes and panel is 350mm±50mm.

Dark dot: Cyan, Magenta or Yellow dot size defect at white display pattern. It can be recognized by 5% transparency of filter when the distance between eyes and panel is 350mm±50mm.

Note2: Mura on display which appears darker / brighter against background brightness on parts of display area.

11. Reliability Specification

No	Item	Condition	Quantity	Criteria
1	High Temperature Operating	**70℃, 96Hrs**	2	GB/T2423.2 -2008
2	Low Temperature Operating	**-20℃, 96Hrs**	2	GB/T2423.1 -2008
3	High Humidity Storage	**50℃, 90%RH, 96Hrs**	2	GB/T2423.3 -2016
4	High Temperature Storage	**80℃, 96Hrs**	2	GB/T2423.2 -2008
5	Low Temperature Storage	**-30℃, 96Hrs**	2	GB/T2423.1 -2008
6	Thermal Cycling Test Storage	-20℃, 60min ~ 70℃, 60min, 20 cycles.	2	GB/T2423.22 -2012
7	Packing vibration	Frequency range:10Hz~50Hz Acceleration of gravity:5G X, Y, Z 30 min for each direction.	-	GB/T5170.14 -2009
8	Electrical Static Discharge	Air:±4KV 150pF/330Ω 5 times Contact:±2KV 150pF/330Ω 5 times	2	GB/T17626.2 -2018
9	Drop Test (Packaged)	Height:80 cm,1 corner, 3 edges, 6 surfaces.	-	GB/T2423.7 -2018

Note1. No defection cosmetic and operational function allowable.

Note2. Total current Consumption should be below double of initial value

12. Precautions and Warranty

12.1. Safety

12.1.1. The liquid crystal in the LCD is poisonous. Do not put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.

12.1.2. Since the liquid crystal cells are made of glass, do not apply strong impact on them. Handle with care.

12.2. Handling

12.2.1. Reverse and use within ratings in order to keep performance and prevent damage.

12.2.2. Do not wipe the polarizer with dry cloth, as it might cause scratch. If the surface of the LCD needs to be cleaned, wipe it swiftly with cotton or other soft cloth soaked with petroleum IPA, do not use other chemicals.

12.3. Storage

12.3.1. Do not store the LCD module beyond the specified temperature ranges.

12.3.2. Strong light exposure causes degradation of polarizer and color filter

12.4. Metal Pin (Apply to Products with Metal Pins)

12.4.1. Pins of LCD and Backlight

12.4.1.1. Solder tip can touch and press on the tip of Pin LEAD during the soldering

12.4.1.2. Recommended Soldering Conditions

Solder Type: Sn96.3~94-Ag3.3~4.3-Cu0.4~1.1

Maximum Solder Temperature: 370℃

Maximum Solder Time: 3s at the maximum temperature

Recommended Soldering Temp: 350±20℃

Typical Soldering Time: ≤3s

12.4.1.3. Solder Wetting



Recommended



Not Recommended

12.4.2. Pins of EL

12.4.2.1. Solder tip can touch and press on the tip of EL leads during soldering.

12.4.2.2. No Solder Paste on the soldering pad on the motherboard is recommended.

12.4.2.3. Recommended Soldering Conditions

Solder type: Nippon Alimit Leadfree SR-34, size 0.5mm

Recommended Solder Temperature: 270～290℃

Typical Soldering Time: ≤2s

Minimum solder distance from EL lamp (body):2.0mm

12.4.2.4. No horizontal press on the EL leads during soldering.

12.4.2.5. 180° bend EL leads three times is not allowed.

12.4.2.6. Solder Wetting



Recommended



Not Recommended

12.4.2.7. The type of the solder iron:



Recommended



Not Recommended

12.4.2.8. Solder Pad



12.5. Operation

12.5.1. Do not drive LCD with DC voltage

12.5.2. Response time will increase below lower temperature

12.5.3. Display may change color with different temperature

12.5.4. Mechanical disturbance during operation, such as pressing on the display area, may cause the segments to appear “fractured”.

12.5.5. Do not connect or disconnect the LCM to or from the system when power is on.

12.5.6. Never use the LCM under abnormal condition of high temperature and high humidity.

12.5.7. Module has high frequency circuits. Sufficient suppression to the electromagnetic interface shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.

12.5.8. Do not display the fixed pattern for long time（we suggest the time not longer than one hour）because it will develop image sticking due to the TFT structure.

12.6. Static Electricity

12.6.1. CMOS LSIs are equipped in this unit, so care must be taken to avoid the electro-static charge, by ground human body, etc.

12.6.2. The normal static prevention measures should be observed for work clothes and benches.

12.6.3. The module should be kept into anti-static bags or other containers resistant to static for storage.

12.7. Limited Warranty

12.7.1. Our warranty liability is limited to repair and/or replacement. We will not be responsible for any consequential loss.

12.7.2. If possible, we suggest customer to use up all modules in six months. If the module storage time over twelve months, we suggest that recheck it before the module be used

12.7.3. After the product shipped, any product quality issues must be feedback within three months, otherwise, we will not be responsible for the subsequent or consequential events.

13. Packaging

TBD

14. Outline Drawing